SAF-C167CR-LM

SAF-C167CR-LM, 16-Bit, CMOS Single-Chip Microcontroller, -0.5 to 6.5V, BGA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $4.00~5.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $4.00~5.00

PartNumber:: SAF-C167CR-LM

Brand:: Infineon Technologies AG - Infineon | Pack: DIP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Rosa Wang's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-02-28

From Other Seller

Part Number:SAF-C167CR-LM
US $4.00 - 5.00
ad7716ap

US $1.13 - 1.13 / Piece
(0) Remove
A50L-0001-0175

US $100.00 - 100.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The SAF-C167CR-LM derivative is a high performance derivative of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. The SAF-C167CR-LM combines high CPU performance (up to 16.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. The SAF-C167CR-LM also provides clock generation via PLL and various on-chip memory modules such as program ROM, internal RAM, and extension RAM.

Parametrics

SAF-C167CR-LM absolute maximum ratings: (1)Storage temperature TST: -65 to 150 ℃; (2)Junction temperature TJ: -40 to 150 ℃; (3)Voltage on VDD pins with respect to ground (VSS) VDD: -0.5 to 6.5 V; (4)Voltage on any pin with respect to ground (VSS) VIN: -0.5 to VDD + 0.5 V; (5)Input current on any pin during overload condition: -10 to 10 mA; (6)Absolute sum of all input currents during overload condition: 100mA; (7)Power dissipation PDISS: 1.5 W.

Features

SAF-C167CR-LM features: (1)80/60 ns Instruction Cycle Time at 25/33 MHz CPU Clock; (2)400/303 ns Multiplication (16 × 16 bits), 800/606 ns Division(32 / 16 bits); (3)Enhanced Boolean Bit Manipulation Facilities; (4)Additional Instructions to Support HLL and Operating Systems; (5)Register-Based Design with Multiple Variable Register Banks; (6)Single-Cycle Context Switching Support; (7)16 Mbytes Total Linear Address Space for Code and Data; (8)1024 Bytes On-Chip Special Function Register Area.